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I. INTRODUCTION
Due to advancement in fabrication technology more logic is being placed on a single silicon die. Many components are reused for improving time to market. Overall, more than 70 percent of the time is spent on verification. With the need of constructing a robust and reusable verification environment, efficient verification methodology was introduced to fulfil the goal. Another feature of efficient verification methodology is that, it is supported by all major simulator vendors unlike other methodologies. The goal of this paper is Verification of 10Gbps Ethernet MAC with loopback mechanism which decreases the overall simulation time with performance improvement.
SoC is build by integrating various subsystems which makes a verification task very challenging at SoC level [1] . Various Table 1 shows IEEE 802.3 data frame which consists of 7 different fields. These fields are set together to form a single data frame which illustrates the 7 fields: Preamble, Start-of-Frame delimiter, Destination Address, Source Address, Length, Data, and Frame Check Sequence. Ten Gigabit media-independent interface (XGMII) is a standard which is defined in IEEE 802.3 for connecting full duplex Ten Gigabit Ethernet (10GbE) ports with each other and for other electronic devices on printed circuit board (PCB) [3, 4] . It is comprised of two 32-bit data paths (Tx & Rx) and two four-bit control paths (Txc & Rxc), operating at 156.25 MHz's. XGMII interface is generally made up of a 32-bit data bus, clocked on rising and falling edges. For simplicity 10GE MAC uses a 64-bit interface (I/F) clocked on the rising edge. Fig.1 shows block diagram of 10GEMAC has three major modules. Transmit engine, receive engine and XGMII.
II. OVERVIEW OF MAC WITH XGMII

A. Transmit Engine
The TX Enqueue Engine receives the frames and stores them in the transmit FIFO in addition to some additional flags like Start of Packet and End of Packet indicators. FIFO fill status is provided to the core by this Tx engine [5] . Fig. 2 shows transmit FIFO is having a depth of 128 bit entry with 64-bit of data and 8-bit of status/entry. As FIFO can store 512 bytes of data (64 x 64-bit), the MAC should operate in flow-through mode means the transmission of a frame on the XGMII interface can start on the enqueue side to the FIFO while the frame is still being written.
The TX Dequeue Engine consists of two statemachines. The first one reads data from data FIFO. After insertion of Ethernet preamble data the Encoding State-Machine reads data from Holding FIFO. 
B. Receive Engine
In the RX Enqueue Engine, the Reconciliation layer monitors the XGMII interface for fault condition detection and passes the status for checking [5] . Fig. 3 shows RX FIFO is having a depth of 128 bit entry with 64-bit of data and 8-bit of status/entry. As FIFO can store 512 bytes of data (64 x 64-bit), the MAC should operate in flow-through mode means the transmission of a frame on the packet interface can start on the enqueue side to the FIFO while the frame is still being written. The RX Dequeue Engine interfaces with user logic. Its primary function is converting the internal status from RX FIFO to meaningful signals on pkt_rx interface. Figure 4 shows loopback module provides a mechanism to verify the functionality of the MAC and PHY during simulation. When local loopback is enabled, the Ethernet loopback module takes the transmit frame from the MAC XGMII TX and loops it back to the MAC XGMII RX data path [6] .
In accordance with the IEEE 802. 
III. EFFICIENT VERIFICATION METHODOLOGY VERIFICATION ENVIRONMENT MAC WITH LOOPBACK
In order to verify and evaluate the performance of the MAC RTL and the gate-level net list, Efficient verification methodology verification environment [7] , [8] has been set up. Apart from the traditional verification methods such as timing check by assertions [9] , a reusable framework to obtain functional and code coverage [10] and constrained random data generation [11] has been implemented here. In MAC Verification Environment of Fig. 3 , it integrates several encapsulated, ready-to-use and configurable verification agents. Each of them, the master or slave agent, contains three subcomponents: the sequencer, driver and monitor. As shown in Fig.  5 , the signal level or the physical level includes the design for test (DUT) and each agent's driver. The drivers are used to drive (in a master) or respond (in a slave) the bus-signal interface according to the bus protocol. Considering the sequencer and the monitor, all the operations are design-specific and both of them are in the transaction level. The sequencer controls and arranges the flow of sequence items to the driver, and the monitor samples the activities and collects the transactions seen on the signal-level interfaces and sends them into the analyzer. Assertion Checker: We have implemented an assertion checker. This checker checks whether the requests and responses are protocol specific or not. If any request or response which violates the protocol, it would generate an error response and test would be terminated immediately.
Tests and Sequences:
Ethernet VIP has number of tests and a different sequence for each test. Few error tests with erroneous sequences are also added for the users to use to check how the DUT reacts when given an erroneous stimulus. This library of built-in sequencers helps jump-start the task to achieve coverage goals and will enable the user to get to high coverage very rapidly.
In the top module , dut and test are instantiated and connected using the interface. Interface is also passed to the verification environment using configuration. Fig . 6 represents the simulation result as viewed by using mentor graphics Questa tool. It displays transmitted data from the transmit engine to the XGMII receiver then it retransmit to the MAC through receiver engine while it receives the data from the XGMII transmitter.
TABLE III LOCAL INSTANCE COVERAGE DETAILS
From Simulation waveform we can observe that transmitted packets have been received in the receiver side as per our expectation following the specification. Table 2 shows code and functional coverage report generated by the Questa-sim simulator for MAC with Loopback mechanism. 94.61% overall coverage has been achieved.
IV. CONCLUSION
Gigabit Ethernet MAC verification has been presented here by using most advanced verification methodology. Verification is very crucial to find bugs which only appear with random stimulus. The constrained random approach is more time-efficient for reaching coverage goal compared to some other simpler methods such as directed test method. The verification flow in this research has not only reduced resources and efforts of SOC team to gather knowledge, develop test bench and test cases and debugging but also minimized the IP team's resources and efforts as well.
